Abstract-Adiabatic quantum programming defines the timedependent mapping of a quantum algorithm into an underlying hardware or logical fabric. An essential step is embedding problem-specific information into the quantum logical fabric. We present algorithms for embedding arbitrary instances of the adiabatic quantum optimization algorithm into a square lattice of specialized unit cells. These methods extend with fabric growth while scaling linearly in time and quadratically in footprint. We also provide methods for handling hard faults in the logical fabric without invoking approximations to the original problem, and illustrate their versatility through numerical studies of embeddabilty versus fault rates in square lattices of complete bipartite unit cells. The studies show these algorithms are more resilient to faulty fabrics than naive embedding approaches, a feature which should prove useful in benchmarking the adiabatic quantum optimization algorithm on existing faulty hardware.
I. INTRODUCTION
Adiabatic quantum optimization (AQO) applies the principles of quantum computing to solve unconstrained optimization problems. In particular, the AQO algorithm interpolates between two quantum logical Hamiltonians in order to adiabatically transform an initial quantum state to a computational solution state [16] . This specialized application of adiabatic quantum computing has been used to solve a variety of problems including, for example, instances of satisfiability (SAT) [15] and exact cover [16] , finding Ramsey numbers [18] , classifying binary images [21] , training classifiers for machine learning [23] and finding the lowest free-energy configuration in folded proteins [22] .
Benchmarking the efficiency of the AQO algorithm is currently of significant interest in quantum computer science. Whereas some studies of optimization problems have uncovered runtimes that scale polynomially in problem size, others suggest worst-case exponential behavior, or even trapping in local minima [2] . Interpreting these analyses are difficult, in part, because of the manner in which instance-specific information alters the implementation of the algorithm, i.e., programming. As emphasized by others [2] , [11] , [12] , [15] , choices made in programming the AQO algorithm greatly impact its runtime and, consequently, the observed scaling behavior.
Benchmarking adiabatic algorithms is further complicated when the design of the logical Hamiltonians is constrained. Because the AQO algorithm uses a reduction of the classical optimization problem to a quantum logical representation, i.e., a Hamiltonian, any constraints placed on this underlying logical fabric can only limit performance. Understanding the impact of the logical fabric is especially pertinent since existing AQO hardware supports a specific topology over a relatively modest number of qubits [14] , [19] .
Adiabatic quantum programming has been described previously as requiring two steps: parameter setting [9] and minor embedding [10] . Minor embedding, in particular, uses explicit information about the logical fabric as well as the problem to generate the implementation of the AQO algorithm. Choi has demonstrated how an arbitrary input graph can be minor embedded within one type of highly regular fabric, a square lattice of K 4,4 's, complete bipartite graphs with eight vertices. In the current paper, we also present algorithms for minor embedding into additional logical fabrics, namely, square lattices of K c,c with c ≥ 1. We present an attempt at a brute force embedding via graph isomorphism in maximal minors (henceforth called maximal minor embedding) as well as an algorithm for complete-graph embedding. We compare these algorithms in terms of their complexity as well as the scaling of the embedding result.
Notwithstanding algorithms for the unit-cell lattice, an open question in adiabatic quantum programming is how to handle fabrics containing randomized hard faults. Hard faults refer to defects in the logical fabric that compromise its regularity. As their locations are random, the embedding algorithm must handle a variety of target graphs. In the current paper, we present methods for minor embedding that use heuristics to adapt to random faults in the logical fabric (hardware). We analyze algorithmic performance in terms of the maximum embeddable complete graph obtained using numerical simulations. These studies quantify the impact of faults on the required logical footprint and provide performance expectations for hard faulttolerant adiabatic quantum programming.
The paper is organized as follow: Sec. II defines the role of minor embedding in adiabatic quantum optimization; Sec. III briefly reviews previous work; Sec IV defines nomenclature and presents implications of treewidth on graph embeddability; Sec. V recounts properties of the unit-cell lattice; Sec. VI determines treewidth for hardware graphs F ; Sec. VII presents embedding of a complete graph in F ; Sec. VIII presents two algorithms for embedding with hard faults and numerical tests of these algorithms using randomized fault placement; finally, Sec. IX presents our conclusions.
II. ADIABATIC QUANTUM OPTIMIZATION
The AQO algorithm is based on the reduction of an unconstrained optimization problem to a quantum logical Hamiltonian that is diagonal in the computational basis [16] . The reduction most naturally begins in terms of binary variables that can then be mapped to the qubits of a logical Hamiltonian H F . For AQO, the problem Hamiltonian takes the form
where α i is the weight on the i-th qubit, β i,j is the coupling between qubits i and j, and the sets V F and E F denote the vertices and edges of the graph F describing the logical fabric; a more formal definition of the hardware graph is found in Sec. IV. In this setting, the Pauli Z i operator defines the computational basis for the i-th qubit. The 2-local form of Eq. (1) restricts the optimization problems that can be mapped directly into H F . Specifically, any binary optimization problem can be recast to have at most quadratic interactions, i.e., as a quadratic unconstrained binary optimization (QUBO) problem. This reduction can be done by, e.g., substituting the product of two variables with a new one and adding a corresponding penalty term [8] . The AQO program input is therefore defined as the QUBO problem arg min
where x is a vector of n binary variables and P is an n-by-n symmetric real-valued matrix.
In programming the QUBO problem, the interactions between variables represented by P must be mapped into the quantum logical fabric. We interpret P as a weighted version of the adjacency matrix of an input (problem) graph P describing these dependencies. Hence, programming the AQO algorithm requires embedding P in the graph F representing the logical fabric. We defer the formal definition of minor embedding to Sec. II.B, but it suffices to say that this yields a graph F * = (V * , E * ) contained within the logical fabric, over which a Hamiltonian H F * is defined as
with α * i and β * i,j the corresponding weights and couplings. Setting these parameters requires both the matrix P and the embedding into the logical fabric specified by F * [9] . The program for the AQO algorithm is then expressed by the time-dependent Hamiltonian
where A(t) and B(t) control the time-dependent interpolation between an initial Hamiltonian H I and the final embedded problem Hamiltonian H F * . The time T represents the annealing time of the algorithm, such that H(T ) = H F * . Running the program H(t) requires initializing the quantum register state to be a ground state of H(0). This is followed by annealing to the time T after which the register is measured. Provided the conditions of the adiabatic theorem are met, the state of the register at T will be a ground state of H F * and a solution to the QUBO problem. In order to meet these conditions, T must scale inversely with the minimum spectral gap of H(t) [16] . The gap, of course, depends on the programmed implementation and we may expect that the choice of embedding plays a role in satisfying this condition.
III. PREVIOUS RELATED WORK
In [10] , Choi described a hardware graph for minor embedding a large clique, K n , in a limited number of qubits. This layout was called TRIAD. Choi also discussed using the TRIAD scheme on a 128 qubit hardware made up of a 4 × 4 grid of K 4,4 cells to achieve the embedding of K 17 . We note the figure in [10] corresponding to this description in that paper only embeds a K 16 , but it is possible to embed K 17 using the TRIAD scheme. It is also worth noting that while the text claimed a requirement of only 6 physical vertices for each logical qubit, this is not achievable with the given hardware (and is not realized in the example given). Our work results in the same embedding for K 17 on the 4 × 4 grid, but then extends the algorithm to work on a large family of related logical fabrics. We also provide a straightforward algorithm for extending an embedding from an n × n grid to an (n + 1) × (n + 1) grid of K c,c cells. This paper additionally determines the treewidth of the family of fabric graphs, which enables better screening of QUBOs for feasible embeddability. Perhaps most importantly, prior work did not consider the case of faulty fabric, which we address with two algorithms and a set of simulations to demonstrate performance.
IV. GRAPH MINORS AND TREE-DECOMPOSITION
A graph G = (V, E) is a set of vertices V and a set of edges E formed by unordered pairs of vertices. In this paper, all graphs are finite, simple (no loops or multiple edges), and
A cycle is a path where v 1 = v k . If there are no repeated vertices, the path (cycle) is a simple path (cycle).
A graph is connected if there is a path from u to v for every pair of distinct vertices u, v in V . A tree is a connected graph which does not contain any simple cycles as subgraphs. We say a graph H is a subtree of G if H ⊆ G and H is a tree.
Programming adiabatic quantum computing hardware to solve a specific problem requires embedding a problem graph P = (V P , E P ) representing the QUBO problem (elements of V P correspond to QUBO variables and E P = {(i, j)| P i,j = 0}) into a hardware graph F = (V F , E F ) whose vertices representing the qubits and edges are determined by couplings in the logical fabric. In some cases, this can be done in a oneto-one manner through subgraph embedding.
Definition 1: A subgraph embedding of P into F is a mapping f : V P → V F such that:
• each vertex in V P is mapped to a unique vertex in V F .
Note that if such an f exists, P is a subgraph of F , P ⊆ F .
However, due to design constraints on the underlying logical fabric, in order to consider a large class of QUBO problems, P will need to be embedded into F as a minor.
Definition 2: A minor embedding of P in F is defined by a mapping φ : V P → V F such that:
• each vertex v in V P is mapped to the vertex set of a connected subtree T v of F .
If such a mapping φ exists, then P is minor-embeddable in F or P is a minor of F , written P ≤ m F . Equivalently, P is minor-embeddable in F if P can be obtained from F by a series of edge deletions and contractions (see [13] for more information on graph minors). Note that every subgraph embedding is also a minor embedding (since f (v) is a single node subtree of F ). Furthermore, the property of being a minor is transitive:
Closely related to the idea of a graph minor is the concept of a tree decomposition, a combinatorial way of measuring how "tree-like" a graph is. Many early results on graph minors were first proved for trees [13] . Additionally, certain problems which have exponential complexity on arbitrary graphs have been shown to have polynomial complexity on graphs of bounded treewidth. More importantly, certain properties of tree decompositions, including upper bounds on treewidth (the definition of which can be found below), are closed under the taking of minors. Understanding the tree decomposition of the hardware graph gives us information about the properties of the minors the graph has and, thus, what sort of QUBO problems can be embedded.
Definition 3: Given a graph G = (V, E) let T = (I, D) be a tree, and V = {V t } i∈I be a family of vertex sets (also called bags) with V i ⊆ V indexed by the elements of I. The pair (T, V) forms a tree decomposition of G if the following hold:
To avoid confusion, the elements of V are referred to as the vertices of G and the elements of I as the nodes of T . The width of a tree decomposition (T, V) is given by max i∈I {|V i | − 1}. The treewidth τ (G) of a graph G is the minimum width over all tree decompositions of G. Note that the width of any tree decomposition of G gives an upper bound on τ (G). The following lemmas are well-known in graph theory and are useful for using treewidth to analyze the quantum hardware graphs described in Sec. V. Thus, given the treewidth of a logical fabric F , it is possible to automatically narrow down the class of QUBO problems for which it may be possible to find an embedding. The treewidth of several classic families of graphs is known exactly:
Lemma 2: Let K n be the complete graph on n vertices and K n,n the complete bipartite graph on 2n vertices.
3) The treewidth of an n × m 2-D planar grid is given by min{m, n}.
For more information on tree decomposition and graph minors (including the proofs of the above lemmas) see [5] , chapter 12 of [13] , and [17] .
V. DESCRIPTION OF HARDWARE GRAPH
In this section, we review the hardware graph that has been the basis for several proposed or demonstrated experimental studies [4] , [14] , [18] , [22] . The building blocks of this graph are 8-qubit unit cells whose internal couplings form K 4,4 [19] . Unit cells are tiled together with each qubit on the left half of a K 4,4 connected to its image in the cells directly above and below, and each qubit on the right half of the K 4,4 connected to its image in the cells directly to the left and right. A representation of the graph formed by sixteen cells is shown in Fig. 1 . Note that due to the way the qubits are physically connected [19] , when there is a failure, it will be the failure of a qubit and not an individual coupler. In terms of the hardware graph, this means vertices (and all their adjacent edges) will fail, not individual edges.
In our analysis, we consider extensions of the unit cell design to include an increase in the number of qubits forming a cell. We also parameterize the hardware fabric to allow for expanding the grid of unit cells. In general, our results are applicable in the setting where cells consist of 2c qubits forming a K c,c and are attached to form an m × m grid in the same manner as described above. We denote a hardware graph of this form as F (m, c). For example, the hardware graph shown in Fig VI. TREEWIDTH OF THE HARDWARE GRAPH As seen in Lemma 1, if the treewidth of the hardware graph is known, it can be used to a priori rule out the possibility of embedding certain classes of QUBOs.
However, in general, determining the treewidth of an arbitrary graph G is NP-complete [6] , [7] . In [6] , Bodlaender describes a linear time algorithm to determine whether a graph has treewidth at most k, for a given fixed k. However, the constants for the algorithm are extremely large (and grow exponentially with k), making it impractical for most graphs, including the hardware graphs of interest here. Amir describes a polynomial-time algorithm which finds a factor-O(log(τ (G))) approximation of the treewidth of a graph G [3], however we have tighter bounds for the treewidth of the hardware graph F (m, c), as presented below. 
Corollary 1: Any QUBO problem P of treewidth τ (P ) ≥ cm + c is not minor embeddable in the hardware graph F (m, c).
Corollary 2: Any QUBO problem which contains a K cm+c+1 (either as a subgraph or as a minor) cannot be embedded into the hardware graph F (m, c).
Corollary 3: Any QUBO problem which contains a c(m + 1) × c(m + 1) grid (either as a subgraph or as a minor) cannot be embedded into the hardware graph F (m, c).
Thus, even though the hardware graph described in Corollary 2 contains 2cm 2 qubits, a K cm+c+1 , which would need only c(m + 1) + 1 logical qubits (if they were all coupled in the fabric), is shown to not be embeddable, due to its treewidth.
Proof of Thm. 1:
The proof of (1) follows directly from Lemma 2. Furthermore, the lower bound of (2) follows from using the algorithm in Sec. VII-B to embed a K cm+1 into G, since by Lemma 2, τ (K cm+1 ) = cm, and Lemma 1 implies
The upper bound is slightly harder to compute. The proof consists of constructing a tree decomposition of F (m, c) with width cm + c − 1. Then, since the treewidth of F (m, c) is the minimum width over all tree decompositions, cm + c − 1 is an upper bound.
To form a tree decomposition (T, V) of width cm + c − 1, we start with 1,i−1 . Bag V 2m+1 is then formed by dropping the last four vertices from the first column and adding the four left vertices of the top cell in the second column. Note that V 2m+1 is the exact same "shape" as V 1 , only one column over. There is an edge between node 1 and node m + 1 in T , then nodes m + 2 through 2m continue the path.
At this point, the tree decomposition branches, with two new bags attached to V 2m+1 (analogous to V 1 ). The first is V 2m+2 , which starts the branch consisting of V 2m+2 , . . . , V 3m , with V 2m+i dropping v Note this is equivalent to how V 1 , . . . , V m were created. Also attached to V 2m+1 is V 3m+1 , formed by removing the four righthand vertices from the top cell and adding the top four vertices from the right half of the third column. This branch continues to form V 3m+2 , . . . , V 4m analogously to V m+2 , . . . , V 2m , so that V 4m has the same shape as V 2m , only one column over.
The remainder of the tree decomposition is created starting from V 4m+1 (formed analogously to V 2m+1 ), until each column has been covered with a set of bags which are formed F (m, c) . A small example of the beginning of this process on a 3 × 3 grid of K 4,4 cells can be seen in Fig. 2 . The tree associated with this tree decomposition can be found in Fig. 3(b) , along with the trees associated with the tree decompositions of the 2 × 2 and the 4 × 4 grids in Fig. 3(a) and 3(c) respectively. Note that these three trees have the same general shape, with only the length of their branches changing, dependent on m.
We now show why (T, V) satisfies the three properties of a tree decomposition from Def. 3: 1) every vertex of F (m, c) is in at least one bag. 2) every edge is contained in at least one bag. This can be verified by noticing that every cell is fully contained in exactly one bag, covering all edges within K c,c . Additionally, for each column, there is a bag containing all of the left side vertices of the cells in the column, and thus all the vertical intercell edges in the column. Finally, as the bags move from one column to the next, the right halves of each pair of horizontally adjacent cells are contained in a unique bag, thus covering all horizontal intercell edges. 3) Let v be an arbitrary vertex in F (m, c) and let V k be the lowest index bag in which v appears. Then, as we walk along T starting at node k and traveling in the direction of increasing node labels, once v is dropped from the bag (on any branch) it is never picked up again. Thus, the nodes of T which correspond to bags that contain v form a connected subtree of T . Since (T, V) is a tree decomposition of F (m, c) where every bag contains cm + c vertices, it has width cm + c − 1, so
While these bounds are not tight for all choices of c, they are best possible when c = 1, as cm = cm + c − 1 = m.
Determining bounds on the treewidth of the hardware graph is useful because it allows us to automatically dismiss the possibility of embedding certain classes of QUBO problems, members of which we might otherwise have spent considerable time attempting to embed.
If lower bounds on the treewidth of the QUBO problems are known, these can be combined with the bounds on the treewidth of the hardware graph to rule out even more QUBO problems. There are many graph-theoretic methods for finding lower bounds on treewidth, which use various graph properties including smallest degree, second smallest degree, girth, and spectral radius. Applying lower bounds to classes of QUBO problems is beyond the scope of this paper, but an overview of common lower-bound algorithms can be found in [7] .
VII. EMBEDDING INTO THE HARDWARE GRAPH
In general, determining whether an arbitrary graph H can be minor-embedded into an arbitrary fabric F is NP-complete. The best-known general algorithms assume a fixed input graph H [1] , which is the opposite of the situation in the quantum programming problem. Additionally, although there are polynomial time recognition algorithms for the existence of an embedding, they do not produce the embedding and, in all cases, the hidden constants are prohibitively large [6] , [25] . Algorithms which allow H to vary along with F are no longer polynomial [1] , [27] or are limited to specific classes of graphs which do not include the hardware graphs described in Sec. V [20] .
A. Maximal Minor Embedding
Given a fabric F on n vertices, the method for finding and embedding every possible minor-embeddable problem graph P involves solving an NP-complete problem. First, all the minors of F must be found and, second, we must determine whether P is a subgraph of any of them. The first step can be done when fabric is defined but even once all the minors are known, every new problem graph P must be checked against them for subgraph containment, which is still NP-complete on arbitrary inputs.
The brute force algorithm for finding all possible minors of F involves finding the maximal minors: a set of minors of F such that every other minor is a subgraph of one of the maximal minors. The first maximal minor is F itself. Subsequent maximal minors are found by contracting an edge in F to form a minor and checking it for subgraph containment against the list of maximal minors. If it is not a subgraph of any of these, it is added to the list. Once every minor of size n − 1 is found (i.e. every possible edge contraction of F has been tested), the process is repeated by contracting edges in these minors. The process is completed at step k when no new maximal minors of size n − k are found. An example of a set of maximal minors can be found in Fig. 4 , which shows the four distinct maximal minors of F (4, 4).
Conceptually, maximal minor embedding is very straightforward. The input graph P is compared to the known list of maximal minors for F . However, the comparison requires testing for subgraph containment, which is a combinatorial in the number of checks that must be performed. Consequently, maximal minor embedding suffers from two distinct bottlenecks, i.e., finding the maximal minor and finding the embedding. Nonetheless, this method has the benefit of finding the optimal embedding with respect to the size of the embedded problem. Because smaller embedding sizes may be expected to contribute favorably to the scaling of the energy gap, the effort required must be weighed against its advantages.
B. Algorithm to Embed K n
Instead of trying to find every possible minor of the hardware graph, we can find an embedding of K cm+1 . Then, for any QUBO problem of size cm + 1 or smaller, the embedding problem is solved. The downside of this approach is that it will fail to embed many problems that are indeed embeddable in the hardware. For example, although the graphs in Fig. 4(b) and (c) are embeddable in a K 4,4 cell, they are not embeddable in K 5 , which is the largest K n minor in the cell. Because of this, the complete-graph embedding algorithm (as described in Sec. VII-B) requires a 2 × 2 array of four cells in order to find an embedding for QUBO problems corresponding to either of those graphs.
Unlike maximal minor embedding, the complete-graph embedding algorithm is computationally simple albeit at the cost of increasesd usage of the logical fabric. This illustrates that the two methods described here represent a tradeoff between the computational complexity of the embedding algorithm and the potential computational complexity of the quantum program as measured by the area of the computational fabric.
Given a hardware graph as described in Sec. V, our algorithm to embed K cm+1 as a minor in the m × m grid of K c,c cells is recursive in nature, and constructs the mapping φ described in Def. 2. For the sake of clarity, in the description of the algorithm, the elements of the K cm+1 will be referred to as nodes and the elements of the hardware graph will be referred to as vertices. Let u 1 , u 2 , . . . , u cm+1 be the nodes of the K cm+1 that we are trying to embed.
The algorithm begins by embedding the first c + 1 nodes (forming a K c+1 ) into the cell in the upper left corner of the hardware. This is done by pairing left and right vertices c − 1 times. 1 f u n c t i o n V = n o f a i l u r e e m b e d d i n g ( c ,m) % T h i s f u n c t i o n t a k e s an mxm h a r d w a r e g r a p h 3 % o f K {c , c } c e l l s and o u t p u t s a ( 2m) x ( cm+1 ) % m a t r i x V where t h e non−z e r o e n t r i e s o f V ( : , i ) 5 % a r e p h i ( u i ) f o r u i i n t h e embedded K {cm+1} After embedding a K c+1 into the first cell of the hardware graph, the m − 1 remaining steps of the algorithm extend the embedding into the subsequent row and column of the m × m grid. For each step 2 ≤ i ≤ m, the embedding forms an extendable clique minor in the i × i grid. We say a minor is extendable if it satisfies two conditions: first for u j , 1 ≤ j ≤ c(i − 1) + 1 the set φ(u j ) is non-empty. Second, each set has at least one vertex with an edge into the next row or column.
For all nodes u j , at least one vertex of φ(u j ) is connected to a cell in the next row and/or column of the grid. These vertices are added to the set φ(u j ). For nodes u c and u c+1 , one vertex is added to φ(u c ) and φ(u c+1 ) at each layer i. For all other nodes u j , two new vertices are added to φ(u j ).
The sets φ(u c(i−1)+2 ) through φ(u c(i−1)+c+1 ) are formed by picking one of the unclaimed vertices on the right side of cell (1, i). This is extended by following the edges from cell to cell along row i. When column i is reached, one edge is taken within the cell, then edges from cell to cell are followed up along column i. At the end of this process, each of these sets will contain 2i vertices: for 1 ≤ s ≤ c, φ(u c(i−1)+s+1 ) = {v 
VIII. EMBEDDING WITH FAILED QUBITS
The complete-graph embedding algorithm presented in Sec. VII-B assumed that there are no failures in the hardware. However, the hardware may exhibit some percentage of failed vertices which prevent a full K cm+1 embedding (e.g. in the case of any single qubit failure, the biggest clique embeddable is K cm ). Instead of losing a node from the K cm+1 for each failed qubit, techniques can be employed to embed in a way that attempts to minimize the number of sets φ(u) which contain any failed qubits.
We present two algorithms below in order to handle the case of fabrics with hard faults. These approaches to embedding test the different starting points available from the four corners of the m × m grid and then return the best possible embedding that results. Additionally, if the largest K n found is smaller than the largest possible in an (m−1)×(m−1) grid, from each corner, we drop the first row and column and reattempt the embedding. This "dropping down" procedure continues until a large enough clique is found or (m − 1) rows and columns have been dropped.
At the same time, the grid is scanned and the largest K n embeddable in a single cell (1 ≤ n ≤ c + 1) is found. If a complete cell is found, this is K c+1 . The reported largest embeddable K n output by the algorithm is the maximum of the largest clique embeddable inside a single cell and the four cliques found from starting at the four corners.
Combining these two procedures yields a "flip and dropdown" method that we compare to the single, nominal attempt at embedding, i.e., starting in the upper left corner. In all cases, the worst performance possible is to embed a K 1 , since we assume there is at least one working qubit in the hardware. Note details of the corner selection and drop-down methods are not shown in the pseudocode.
A. Dropping to a smaller cell-graph
Given an m×m hardware graph with cells of K c,c , one way to deal with failed qubits is to find the largest c o , c o ≤ c, such that there is a complete m × m grid of K co,co 's and use the algorithm described in Section VII-B to embed into this subgrid. This will lead to an embedding of size c o m+1 ≤ cm+1. Once the c o has been determined, the embedding can be found by renumbering the vertices of the hardware graph to reflect the new cell size and running no failure embedding (c o , m) .
B. Greedy failure algorithm
As can be seen in Fig. 6 , given a perfect m×m grid of K c,c cells, for each node u of the embedded K cm+1 (other than nodes u c and u c+1 started in the first cell), φ(u) contains 2m vertices. These consist of two sets of m vertices: a connected set consisting of one vertex from the left side of each cell in the a single column in the grid and a connected set consisting of one vertex from the right side of each cell in the row of the same number. Due to the pattern in which cells are connected, within both of these sets every vertex occupies the same position in the cell it comes from.
The greedy failure algorithm works to maximize the size of the complete K n which can be embedded in the hardware graph with failed vertices, by attempting to pair up sets containing failed vertices with other sets containing failed vertices to create full nodes. These "match-ups" occur in the diagonal cells of the grid. In the case of no failures, each horizontal set (of vertices from the right halves of cells) is matched with a vertical set (of vertices from the left halves of cells) whose vertices occupy the same 'height' inside a single cell. When there are errors, however, horizontal sets containing failed vertices attempt to match with vertical sets that also contain failed vertices, regardless of the 'heights' at which the vertices sit inside a cell. By matching sets which contain failures, the number of complete nodes (all of which except u c and u c+1 are made up of two sets) containing failures is reduced and, consequently, a larger embedded K n is achieved.
The Matlab-style pseudocode for a function which produces the nodes of the embedding described above and outputs the number of nodes containing no errors can be found at right.
C. Analysis
A comprehensive set of experiments were run to see how well the fallback and greedy algorithms from Secs. VIII-A and VIII-B, respectively, performed under various conditions of vertex failure. These experiments were run using a single attempt at embedding that begins in the upper left corner of the grid of cells as well as a run using the flip and dropdown scheme described at the beginning of Sec. VIII. In all cases, the hardware graph was an m × m grid of K 4,4 cells. The grid sizes tested were m = 4, 8, 16, and 32. For each of these grid sizes, the algorithms were run with a percentage of failed vertices of p = 2, 4, 5, 6, 8, 10, 15, 20 and 25. The failed vertices were uniformly distributed across the hardware graph. In each of the 148 cases (defined by algorithm, scheme, grid size, and failure rate), 10,000 randomized instances were run to compute statistical averages.
A comparison of the results shown by Figs. 7 and 8 illustrates that the flip and drop-down embedding scheme performs better than a single attempt at embedding from the upper left corner and that the greedy algorithm performs better than the fallback method. In both schemes, the greedy algorithm embeds a K n with n approximately 85% of the optimum value at two percent failure rate. Fig. 7 . Percent of the maximum embeddable Kn achieved for both the fallback and greedy embedding schemes for various percentages of failed vertices, averaged over 10,000 trials. This is calculated for both a single attempt at the embedding (left) and multiple attempts at the embedding, starting in all four corners and, if necessary, dropping to a smaller grid (right). Both methods also search for a whole cell.
At fixed failure rate, the percent of the maximum embeddable K n for both algorithms decreases as the grid size m grows. This is due to the fact that the number of hardware vertices mapped to a single node of the K n minor increases linearly with grid size. On the 4 × 4 grid, each set φ(u) is made up of 8 vertices (except for 2 special cases). Given a 2% failure rate, this means that any φ(u) on the 4 × 4 grid (with no attempt at a 'smart' embedding scheme) has a 16% chance that the set contains at least one failed vertex (and thus can not augment the size of the K n embedded). Similarly, on the 32 × 32 grid, each φ(u) contains 64 vertices, and for 2% failure having at least one failed vertex per cell is highly likely.
At 2% failure rate, the greedy embedding scheme with flips and drop-downs achieves embedding of a complete graph of over 40% the size of the maximum K n embeddable. For the worst case scenario, and with no attempt at a 'smart' embedding, it would only take one failed vertex to destroy each logical qubit. Even at only a 2% failure rate, the 32 × 32 grid has on average 163 failed vertices. If the algorithm did not adapt, this high failure density would completely destroy the maximum embeddable clique, which is a K 129 . In the case of a 25% failure rate, the number of failed vertices jumps to 2048, yet the greedy failure algorithm is still able to embed a K 6 on average.
We have also analyzed the variances in embeddability from these experiments. In the case of a single attempt at embedding, the distribution of embeddable graphs tends to be narrower than when using the drop-down scheme. For larger Fig. 8 . Percent of the maximum embeddable Kn achieved in both a single attempt at embedding and multiple attempts (starting in each of the four corners and, if necessary, dropping down) for various percentages of failed vertices, averaged over 10,000 trials. This is calculated both for the fallback method (left) and for the greedy method (right).
grid sizes and for higher percentages of failure, the variance of the single attempt falls to zero. This is caused by the fact that the algorithm never does better than embedding a K 5 into a single, complete cell. However, this happens less often for the drop-down embedding scheme, yielding larger average K n with higher variances. An example of this behavior is shown in Fig. 9 for the case of F (4, 4) when varying the percent failure rate. It is notable that while the variance of the fallback method is relatively large for small error rates, the greedy algorithm maintains a near constant, much lower variance across all failure rates. In Fig. 10 , the distribution of achieved embeddings over 10,000 trials using the flip and drop down scheme on F (4, 4), with the percentage of failed vertices at p = 2, 4, 8, and 10, is shown. The embeddings achieved by the greedy algorithm are both more clustered and larger than those achieved by the fallback algorithm. With the added evidence of panel (b) in Figs. 7 and 8, this demonstrates the greedy approach is more robust in the presence of hard faults.
IX. CONCLUSIONS
We have presented methods for adiabatic quantum programming that embed problem specific information into an underlying quantum logical fabric. Our methods include an embeddability analysis based on the treewidth of an m-by-m lattice of K c,c unit cells, which is a generalization of existing adiabatic quantum hardware. This has provided bounds on the graphs that can be embedded in a predefined logical fabric and should be useful for guiding adiabatic quantum programmed implementations.
In addition, we have presented two new methods for finding an embedding of a complete graph in faulty fabric. The first method handles failures by falling back to a set of smaller available unit cells, while the second searches for embeddings that minimize the number of affected logical qubits using matching within cells on the diagonals. The latter was shown to have greater power for programming implementations of arbitrary QUBO instances. Numerical studies of embeddability run against randomized failures further showed the relative robustness of the second algorithm and the remarkably smaller variance in embeddable graphs.
In our study of embedding for adiabatic quantum programming, we have neglected any question regarding the subsequent computational complexity. The question of how a particular embedding algorithm impacts the complexity of the resulting AQO program is a point for future research. The current work, however, is expected to support uncovering the dependency of the computational complexity on both the embedding and parameter setting methods used. We believe that the embedding algorithms explored here, which provide a constructive approach to programming, will be useful for providing a consistent means of comparing the AQO algorithm across different problem sizes and hardware.
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